Abstract -This paper presents a data stationary architecture in which each word has an attached address field. Address fields massively update in parallel to record data interchanges. Words do not move until memory is read for post processing. A sea of such cells can test large-scale quantum algorithms, although other programming is possible.
INTRODUCTION
Quantum algorithms are better than classical algorithms for certain applications, for example function identification [1, 2] . Quantum algorithms generally have three parts, pre processing, logic implementation, and post processing. Pre processing usually forms a non-sparse state vector whose entries are to be processed in parallel. Logic can be interpreted to mean data interchanges within the state vector as specified by the steps in a 'wiring' diagram [3, 4] . Output processing can use various (real time) digital filtering methods, including Hadamard or Fourier transform.
A quantum algorithm takes a state vector through a sequence of unitary transformations. Circuits are greatly simplified by exploiting the fact that a classical system need not be unitary. That is, a state vector need not be normalized in a classical calculation to achieve a desired result. Another major simplification results by avoiding complex numbers within the state vector. Simply initialize to real integers and perform only real transformations prior to post processing.
To create a system as large as possible in a given technology, it was decided to pre process the state vector prior to loading it into core memory. Core memory represents a state vector. After programmed interchanges within the core, it was decided to perform the post processing outside of the core, where it is easier to do. So core memory does nothing but controlled real integer interchanges as specified by an algorithm, discussed in Section 2 below. Section 3 introduces a concept for practical implementation. Section 4 contains a basic example algorithm. A block diagram is given in Figure 1 . Table 1 . When Ak is a target, the addresses of the swaps are spaced by 2 k . This also holds for double controlled NOTs or any transformation 'aimed' at A k
. PRACTICAL CONSIDERATIONS
, address fields, attached to each datum in the ken ven only N = 32 bits as an example, although technology he circuit plan is given in Figure 4 .
he vertical buses can be connected to the horizontal buses at the dots using pass ft. For example, 01) = 1 and also e 2).
3
Data need not physically move. Instead state vector, can be updated. During output processing it is a simple matter to sort the data into an ordered form, if desired. Each word may be structured as in Figure 3 .
Data needs only M = 2 bits (+1, -1 or 0) after the common normalization factor is ta 
EXAMPLE ALGORITHM
Three lines can be used to identify a binary function f(x) of x = 2 bits. 1 1 -1, 1 -1 1 -1) . m Core Processing --A certain quantum function involving lines A1 and A2 is implemented. The first SCN transforms the state vector to (1 -1 -1 1, 1 -1 -1 1) as can be seen when addresses re ordered as in Table 2 . The second SCN further transforms the state vector to (1 -1 -1 1, -1 1 1 -1) as seen when addresses are placed in order (right side). Deutsch-Josa algorithm [1] ). The above system obviously computes in polynomial tim what otherwise requires exponential time, as predicted for special cases [6] .
(implied by the wiring diagram) is 01,10; obviously it is full a tion is distinguished by the guaranteed to not have any component in the state |001 (Refer to e fact that it is 〉
CONCLUSIONS
The above architecture is mainly a scientific curiosity. Its main purpose is to test larger ombination f bits in the address. Once an algorithm finishes, solutions to a problem are established y reading core memory, and by processing to discover symmetries of interest.
inspired by plans for a quantum computer. Although its applications quantum algorithms using existing technology. Research into quantum algorithms is ongoing [7, 8] .
The design presented above is characterized by a very large number of very small registers, each with real signed integers. Each has attached to it a relatively large address field. All addresses can be modified in parallel and conditioned on a logical c o b
This concept was are currently limited, it could be prove useful someday.
